

Defense Solutions Division





Ensuring Product Integrity with Truly Open Solutions Steve Edwards and Ivan Straznicky







Ensuring Product Integrity with Truly Open Solutions

- Steve Edwards will discuss:
 - The challenges and solutions for ensuring product integrity for 10 Gbaud backplanes and beyond
 - The problem of processor "throttling", which can detrimentally affect determinism in control systems.
- Ivan Straznicky will discuss:
 - Advanced cooling techniques to mitigate throttling that adhere to and extend VITA standards (vs. proprietary approaches) while also supporting RAND licensing models.



Steve Edwards, Technical Fellow, Dir. Product Management – ISR Solutions









MULTIBUS



VPX









CURTISS -WRIGHT



Almost closed eye @ 10.3Gbaud















CURTISS -WRIGHT

	Data Plane 4 FP				Expansion	Control Plane 2 UTPs		Control Plane 2 TPs	
Profile name	DP01	DP02	DP03	DP04	Plane	CPutp01	CPutp02	CPtp01	CPtp02
MOD6-PAY-4F1Q2U2T-12.2.1-1	SRIO 1.3 at 3.125 Gbaud			PCle Gen 1	1000BASE-BX		1000Base-T		
MOD6-PAY-4F1Q2U2T-12.2.1-2	SRIO 1.3 at 3.125 Gbaud				PCle Gen 2	1000BASE-BX		1000Base-T	
MOD6-PAY-4F1Q2U2T-12.2.1-3	PCIe Gen 1				PCle Gen 1	1000BASE-BX		1000Base-T	
MOD6-PAY-4F1Q2U2T-12.2.1-4	PCIe Gen 2				PCle Gen 2	1000BASE-BX		1000Base-T	
MOD6-PAY-4F1Q2U2T-12.2.1-5	10GBASE-BX4				PCle Gen 1	1000BASE-BX		1000Base-T	
MOD6-PAY-4F1Q2U2T-12.2.1-6	10GBASE-BX4				PCIe Gen 2	1000BASE-BX		1000Base-T	
MOD6-PAY-4F1Q2U2T-12.2.1-7	10GBASE-KX4				PCle Gen 1	1000BASE-BX		1000Base-T	
MOD6-PAY-4F1Q2U2T-12.2.1-8	10GBASE-KX4				PCle Gen 2	1000BASE-BX		1000Base-T	
MOD6-PAY-4F1Q2U2T-12.2.1-9	SRIO 2.0 at 5.0 Gbaud				PCle Gen 2	1000BASE-BX		1000Base-T	
MOD6-PAY-4F1Q2U2T-12.2.1-10	SRIO 2.0 at 6.25 Gbaud				PCle Gen 2	1000BASE-BX		1000Base-T	
MOD6-PAY-4F1Q2U2T-12.2.1-11	SRIO 2.1 at 5.0 Gbaud				PCle Gen 2	1000BASE-BX		1000Base-T	
MOD6-PAY-4F1Q2U2T-12.2.1-12	SRIO 2.1 at 6.25 Gbaud				PCle Gen 2	1000BASE-BX		1000Base-T	
MOD6-PAY-4F1Q2U2T-12.2.1-13	InfiniBand DDR				PCle Gen 3	1000BASE-BX		1000E	Base-T
MOD6-PAY-4F1Q2U2T-12.2.1-14	40GBase-KR4				PCIe Gen 2	1000BASE-BX		1000Base-T	
MOD6-PAY-4F1Q2U2T-12.2.1-15	40GBase-KR4				PCle Gen 3	1000BASE-BX		1000Base-T	
MOD6-PAY-4F1Q2U2T-12.2.1-16	InfiniBand QDR				PCIe Gen 3	1000BASE-BX		1000Base-T	
MOD6-PAY-4F1Q2U2T-12.2.1-17	InfiniBand FDR				PCIe Gen 3	1000BASE-BX		1000Base-T	





CURTIS



Proposed Gen 3 Data Rates





Industry Design Rules provide insufficient margin



Curtiss-Wright Design Rules provide superior margin







CURTIS



Advanced cooling techniques for High-Speed Systems Ivan Straznicky, Technical Fellow, Curtiss-Wright Defense Solutions



HPC/HPEC





CURTISS – WRIGHT

11 | January 21, 2015 | © 2015 Curtiss-Wright

Proprietary & Confidential



Electromigration



Proprietary & Confidential





Thermal Management Overview

Open standards based modules & chassis with innovative cooling



13 January 21, 2015 | © 2015 Curtiss-Wright

CPU Throttling



CPU Throttling





Thermal Runaway







Processor Power / Power Density





CURTISS -WRIGHT

Air vs. Liquid









High Power Conduction (up to 470W)







18 | January 21, 2015 | © 2015 Curtiss-Wright

The End



CURTISS – WRIGHT

Q&A

www.cwcdefense.com



19 | January 21, 2015 | © 2015 Curtiss-Wright